We suggest a realization of a bistable non-volatile memory capacitor (memcapacitor). Its design utilizes a strained elastic membrane as a plate of a parallel-plate capacitor. The applied stress generates low and high capacitance configurations of the system. We demonstrate that a voltage pulse of an appropriate amplitude can be used to reliably switch the memcapacitor into the desired capacitance state. Moreover, charged-voltage and capacitance-voltage curves of such a system demonstrate hysteresis and transition into a chaotic regime in a certain range of ac voltage amplitudes and frequencies. Membrane memcapacitor connected to a voltage source comprises a single element nonautonomous chaotic circuit.
I. INTRODUCTION
Currently, there is a strong interest in resistive, capacitive and inductive elements with memory 1 . The memory feature extends functionality of such elements and leads to novel circuit applications 2, 3 . The main recent progress in this area is in the field of memory resistive (memristive) systems [4] [5] [6] that can be potentially used in both digital 7 and analog 2, 3, [8] [9] [10] applications.
This article concerns less studied memcapacitive systems. By definition 1 , a voltage-controlled memcapacitive system is given by the equations
where q(t) is the charge on the capacitor at time t, V C (t) is the applied voltage, C is the memcapacitance, x is a set of n state variables describing the internal state of the system, and f is a continuous n-dimensional vector function. It is important that the memcapacitance C depends on the state of the system and can vary in time. Several systems showing memcapacitive behavior has been identified including vanadium dioxide metamaterials 11 , ionic systems 12, 13 and superlattice memcapacitors 14 .
In this paper we suggest a different memcapacitor realization. Our main idea is to replace a plate of a parallel-plate capacitor by a strained elastic membrane as we demonstrate schematically in Fig. 1 . The applied stress bends the membrane up or down, allowing for two equilibrium positions. When the membrane is in the position closer to the bottom plate, the capacitance of the device is higher (for simplicity, this configuration is called "1"). When the membrane is bent up, the system has a lower capacitance denoted by "0". Both states are perfectly stables, providing a better nonvolatile information storage capability than the known designs of memcapacitors [11] [12] [13] [14] [15] . We show below that the information can be written into the memcapacitor state by applying a single voltage pulse. An interesting feature of such a device is a chaotic behavior regime achievable within a certain range of parameters.
II. MODEL
Let us consider an air gap capacitor composed by a fixed plate and a flexible strained membrane (bottom and top plates in Fig. 1 ). For the sake of simplicity, we describe the membrane by a single variable z (the effective displacement of the membrane from its middle (non strained) position) and calculate the capacitance using a parallel plates capacitor model. The effect of the stress can be described by a double well potential of the form
2 , where ±z 0 are the equilibrium positions of the membrane. In addition, there is an attractive electrostatic interaction between the charges on the fixed plate and membrane. The electric force acting on the membrane is given by the product of the charge on it, q, times the electric field produced by the charge on the fixed plate, −q/ (2 0 S), where 0 is the electric constant and S is the area of the fixed plate. Introducing a dimensionless variable y = z/d, where d is the separation between the bottom plate and middle position of the membrane, we write the relation between the charge q(t) and voltage V (t) and the membrane's equation of motion as d dτ
where
, m is the mass of the membrane and the time derivatives in Eq. (4) are taken with respect to the dimensionless time τ = t ω 0 / (2π). Eqs. (3) and (4) have the general form given by Eqs. (1) and (2) and, therefore, the membrane memcapacitor is a second-order voltage-controlled memcapacitive system.
III. INITIALIZATION OF MEMCAPACITOR STATE AND HYSTERESIS LOOPS
A single voltage pulse of an appropriate duration and amplitude can be used for the purpose of the memcapacitor state initialization. Specifically, we demonstrate below that depending on the pulse amplitude, the memcapacitor can be controllably set into the state "0" or "1". The initialization of the memcapacitor state can not rely on the electrostatic interaction alone because this interaction in the capacitor is always attractive. Therefore, in order to obtain the state "0", a higher amplitude pulse should be applied such that the restoring elastic force, when the voltage pulse ends, allows overcoming the potential barrier shown in Fig. 1 .
Figs. 2(a) and 2(b) show simulation results of the memcapacitor dynamics obtained as a numerical solution of Eq. (4) for two different values of the applied pulse amplitude. When a lower amplitude β 0 = 2.1 pulse is applied to the system for a long enough time, the membrane first finds an equilibrium position at this value of voltage. This position is independent on the initial state of the membrane in the switching regime (β 0 > 1.77 in our simulations, see Figs. 2(a) and 2(c) for details). Then, when the voltage drops to zero, the membrane oscillates around −y 0 and eventually the equilibrium position "1" is reached.
When a higher amplitude pulse (β 0 = 2.8) is applied (see Fig. 2(b) ), the membrane is attracted down stronger before being released. As a result, when the pulse ends, the membrane goes up and stays in the low capacitance configuration "0". With a further increase of the pulse amplitude, the final state of the membrane can be again "1" and then "0", etc. Such periodic situation is clearly seen in Fig. 2(c) . Note that in the switching regime (β 0 > 1.77) the final state of the membrane does not depend on its initial state.
When the membrane memcapacitor is subjected to ac voltage, its dynamics can be periodic or chaotic depending on the frequency and amplitude of the ac voltage. In this section we consider only the periodic case. The chaotic behavior is discussed in Sec. IV. A numerical solution of Eqs. (3,4) with β(t) = β 0 sin(ωt) is plotted in Fig. 3 for three different values of the applied voltage frequency. The hysteresis curves demonstrate typical behavior of memory elements 1 : non-linear dependencies at lower frequencies, pinched hysteresis loops at intermediate frequencies and linear behavior at higher frequencies.
The hysteresis observed in Fig. 3 at ω = 0.5ω 0 is basically related to the well-known phase shift between periodic applied force and position of a driven mechanical system. Basically, this effect originates from the membrane's inertia as well as from the fact that a finite time is required to dissipate instantaneous energy stored, e.g., Fig. 2 and β = β0 sin(ωt) with β0 = 2.8. The graphs demonstrate a periodic steady-state regime beyond an initial equilibration interval (τ 30). Limits to linear (orange) and non-linear (blue) behaviors are obtained at high and low frequencies. Hysteresis loops are seen at intermediate frequencies. The bottom inset is the energy dissipated by the system, given by U = V dq, calculated at ω = 0.5ω0.
in the elastic degree of freedom of the membrane. Since the electrostatic interaction between capacitor's plates is always attractive, the C − V curve is symmetric with respect to β = 0 and the membrane experiences a driving force of the doubled frequency of ac voltage. The pinched behavior additionally proofs that the system is a memory capacitive device. The bottom inset in Fig. 3 shows the energy dissipated by the device for 10 cycles in the steady regime. Because of the damping term in Eq. (4), the membrane memcapacitor is a dissipative system.
IV. CHAOTIC BEHAVIOR
Most experts would agree defining chaos as the aperiodic, long-term behavior of a bounded, deterministic system that exhibits sensitive dependence on initial conditions and system parameters 16 . In this section, we demonstrate that the membrane memcapacitor described by equation (4) can exhibit chaotic behavior. In particular, chaotic regime is observed in numerical simulations for a specific range of amplitudes and frequencies of the applied sinusoidal voltage V = V 0 sin(ωt).
Specifically, in order to explore chaotic properties of the system, let us investigate how the state of the memcapacitor (at a long selected moment of time) depends on one parameter of the system, such as the ac-voltage amplitude V 0 . For this purpose, we ran multiple simulation of the system dynamics at different values of β 0 and monitor the value of capacitance C at a certain moment of time. Fig. 4(a) shows the value of capacitance evaluated at τ = 10 4 as a function of the amplitude β 0 . This plot demonstrates that at small (β 0 < 2.25) and high (β 0 > 2.58) voltages, the system reaches practically the same value of capacitance (at a given time) if the voltage amplitude is slightly changed. However, at intermediate voltages (2.25 < β 0 < 2.58) predictability in the value of the capacitance is lost, which is an indicator of chaotic behavior.
The Largest Lyapunov Exponent (LLE) λ is a quantitative measure of chaos 16 . It is defined for a long time behavior of a single trajectory and is sensitive to the initial conditions of the system. If LLE is positive (λ > 0) the trajectory is chaotic and λ is a measure of the average rate at which predictability is lost. On the other hand, if λ ≤ 0 the evolution is not chaotic. We use a standard approach to calculate the LLE 17, 18 . Fig. 4 (b) shows the result of our calculation of LLE as a function of the applied voltage amplitude β 0 . The chaotic behavior (positive values of λ) is clearly observed in the interval 2.25 < β 0 < 2.58.
The system trajectories in the phase space (ẏ vs. y) at low, high and intermediate voltage amplitudes are shown in Fig. 4(c) -(e) correspondingly. If the voltage amplitude is such that β is below approximately 2.25 (Fig. 4(c) ), the membrane moves periodically either in the low or high capacitance region. If the voltage amplitude is high (β is above 2.58), a different kind of periodic steady-state solution is observed (see Fig. 4(d) ). In this case, the voltage is high enough for the membrane to pass through the barrier between the potential wells generating oscillations of the membrane between the high and low capacitance regions. At both low and high voltage amplitudes, the system dynamics is not chaotic. Finally, at intermediate voltage amplitudes (2.25 < β 0 < 2.58), the system does not reach any steady solution. Figs. 4(e-1) and 4(e-2) show the system trajectories up to two different simulation times (τ = 100 and τ = 1000). It is evident that the system is ergodic, what is another important manifestation of chaos. In fact, it is not quite surprising that Eq. (4) produces chaotic trajectories. Generally, Eq. (4) can be seen as a modification of the Duffing oscillator equation, whose chaotic properties are well-known 16 .
V. CONCLUSIONS
The membrane memcapacitor is a modification of a parallel-plate capacitor, in which one of the plates is replaced by a strained membrane having two equilibrium positions. This feature defines two states ("0" and "1") that can be used in memory applications. The system is identified as a second-order voltage-controlled memcapacitive system. Pinched hysteresis loops for both capacitance and charge as a function of voltage were obtained. In addition, a chaotic behavior was demonstrated in a certain range of applied voltage amplitudes.
Several system parameters were used in our numeri- cal simulations. From engineering standpoint, the most important parameter is z 0 (defining the equilibrium positions of the membrane). The choice of z 0 should provide well defined states "0" and "1". Moreover, a contact between the plates should be avoided at any time. Our calculations indicate that both conditions are satisfied at z 0 = 0.2d. Smaller (larger) values of z 0 (at fixed values of all other parameters) will decrease (increase) the local potential maxima at z = 0 and thus facilitate (complicate) the mechanical switching between low-and high-capacitance states. Moreover, a variation of z 0 will modify the range of parameters in which the system exhibits the chaotical behavior. Basically, it is expected that at smaller (larger) values of z 0 chaos will be observed at smaller (large) applied voltage amplitudes. Similarly, the window of non-chaotic behavior will be modified, although the main frequency features of hysteresis loops will remain unchanged. The chaotic behavior will disappeared in the limit z 0 → 0 .
It is important to note that our calculations show that chaos is possible in an ac-driven single-element electronic circuit. Previously suggested chaotic circuits [19] [20] [21] [22] , involving those with memristors 22 , involve several circuit elements. Moreover, the membrane memcapacitor is a passive device in contrast with the active Chua's diode 21 and active memristors 22 used in existing chaotic circuits. Finally, we are not aware about any other capacitive devices exhibiting chaos. The membrane memcapacitor can possibly be fabricated using standard MEMS or NEMS (nano-electro-mechanical system) fabrication techniques.
